

6-29-00

A

PATENT

Express Mail No. EL389673940US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

INVENTORS: Jonathan H. Fischer  
Donald R. Laturell  
Lane A. Smith

APPLICATION NO. Not Yet Assigned

FILED: Herewith

CASE: Fischer 33-45-25

TITLE: METHOD AND APPARATUS FOR  
NON-DISRUPTIVE TELECOMMUNICATION  
LOOP CONDITION DETERMINATION

CERTIFICATE OF EXPRESS MAILING

I hereby certify that this correspondence, along with any papers indicated as being enclosed, is being deposited as Express Mail (Label No. EL389673940US) in an envelope addressed to: Box Patent Application, Commissioner for Patents, Washington, D.C. 20231, on June 28, 2000.

Date

6/28/00

Ethan Tripp

Ethan Tripp

BOX PATENT APPLICATION  
Commissioner for Patents  
Washington, DC 20231

NEW APPLICATION TRANSMITTAL LETTER

Sir:

Enclosed are the following papers relating to the above-named new application for patent:

1. Specification (28 pgs., including claims and abstract);
2. Informal Drawings (3 sheets);
3. Declaration and Power of Attorney (4 pgs.) Unsigned;

CLAIMS AS FILED				
	No. Filed	No. Extra	Rate	Calculations
Total Claims	35-20 =	15	\$18	\$270.00
Independent Claims	5- 3 =	2	\$78	\$156.00
Multiple Dependent Claim(s), if applicable			\$260 =	\$0.00
Basic Filing Fee				\$690.00
			Total Fee:	\$1,116.00

Please file the application and charge Lucent Technologies' Deposit Account No. 12-2325 the amount of \$1,116.00 to cover the filing fee. Two copies of this letter are enclosed. In the event of non-payment or improper payment of a required fee, the Commissioner is authorized to charge or to credit Deposit Account No. 12-2325 as required to correct the error.

Please address all correspondence to:


Theodore Naccarella  
 Synnestvedt & Lechner LLP  
 2600 Aramark Tower  
 1101 Market Street  
 Philadelphia, PA 19107-2950

Telephone calls should be directed to the undersigned at (215) 923-4466.

Respectfully submitted,

Date

6.28.00

  
 Theodore Naccarella  
 Registration No. 33,023

Attorney for Applicants  
 Lucent Technologies Inc.  
 600 Mountain Avenue  
 P.O. Box 636  
 Murray Hill, New Jersey 07974-0636

PATENT

1 Docket No. Fischer 33-45-25

METHOD AND APPARATUS FOR NON-DISRUPTIVE  
TELECOMMUNICATION LOOP CONDITION DETERMINATION

Field of the Invention

The invention pertains to telecommunication systems. More particularly, the invention pertains to determining the condition of a telecommunication loop circuit, such as determining whether any equipment coupled to the loop is off-hook.

Background of the Invention

In recent years, there has been substantial expansion in the number and type of telecommunications equipment in common use in households and offices. For instance, it is not unusual for a subscriber to have multiple pieces of telecommunications equipment coupled to a single telephone subscriber loop, e.g., a single tip and ring wire pair. For instance, a household might have a telephone, a facsimile machine, a computer using a modem, and an answering machine

hooked up to a single subscriber loop. Other than for voice communications using a telephone, it is possible for only one piece of equipment to use the loop at any given time. If a second piece of equipment goes off-hook while a first piece of equipment is using the loop to transmit or receive data, the noise and change in loop voltage due to the second piece of equipment going off-hook can cause data errors in connection with the first piece of equipment. Accordingly, many automated telecommunication apparatuses such as fax machines and modems are designed to detect the condition of the telephone line to which they are coupled before they go off-hook. Thus, for instance, if a facsimile machine coupled to a subscriber loop is receiving a facsimile (such that the line is off-hook), a computer modem having this feature will first check if the line is already in an off-hook condition before going off-hook itself and suppress an attempt to go off-hook if it detects that the subscriber loop is already off-hook (i.e, that another piece of equipment on the same line is off-hook).

While there are many ways to determine whether a subscriber loop circuit is off-hook, probably the simplest way is to determine the DC voltage on the line. In the United States, subscriber loops are biased to approximately 48 volts DC (Direct Current) when the line is not in use (i.e, when no equipment coupled to that line is off-hook). If a telecommunication device on the line is off-hook, then the

voltage drops typically to somewhere in the range of 20 volts or less.

In the prior art, telecommunication equipment manufacturers have utilized voltage comparator circuits to detect the DC voltage across tip and ring of a subscriber loop and to use the comparator output as an on-hook/off-hook indicator signal. Figure 1 is an exemplary circuit of the prior art. In the circuit of Figure 1, a full wave rectifier 12 is coupled across tip 14 and ring 16. The tip' output 14a from the rectifier is coupled to a voltage divider 17 comprising resistors 18 and 20. The common node 22 of the voltage divider is coupled to one input of a comparator 24. The other input of the comparator is coupled to a reference voltage 26. The output of comparator 24 is coupled through a high voltage barrier circuit, such as optical coupler 28 to a digital signal processor (DSP) 25. A less expensive electrical (as opposed to optical) coupling circuit, whether inductive or capacitive, would not function well in this application. Particularly, the signal across tip and ring can change too slowly to be distinguished from noise by an electrical coupling circuit.

Of course, it will be understood by those of skill in the art that substantial additional circuitry is coupled across tip and ring that is not illustrated in Figure 1 in order to provide the functionality of the circuit (e.g., to send and

receive facsimiles) and that Figure 1 merely shows the loop status detection circuitry.

The reference voltage and values of the resistors 18 and 20 in the resistor voltage divider 17 are selected so that the comparator output changes state somewhere between the on-hook voltage (approximately 48 volts in the U.S.) and the off-hook voltage (approximately 20 volts in the U.S.). Accordingly, for example, the reference voltage and divider network resistor values can be selected so that the switching point of the comparator is at approximately 30 volts across tip and ring. The digital signal processor is programmed to disable the telecommunication apparatus from going off-hook when the voltage across tip and ring is less than 30 volts. Otherwise, the DSP allows the apparatus to operate normally.

Except for the DSP, the circuit shown in Figure 1 is specifically dedicated to the aforementioned feature. The DSP typically would be a DSP that already exists in the circuit for performing some or all the functions of the actual device (e.g., facsimile machine) and would merely have additional functionality built into it for receiving the comparator output signal and selectively enabling/disabling the device from going off-hook responsive thereto.

The telecommunication loop detection circuit itself must not disrupt the loop when checking the loop voltage. To do so would, of course, defeat its very purpose.

Accordingly, it is an object of the present invention to provide a telecommunication loop condition detector that is simpler and lower in cost than prior art detectors. The telecommunication device must not disturb any call function with any audible noise injection and must not significantly alter the loop impedance.

### Summary of the Invention

The invention provides a low cost, simple, circuit for detecting the condition of a telephone line. Particularly, the inventive circuit utilizes an existing low power analog-to-digital converter that is already incorporated into the telecommunication device and used for other functions such as caller ID and ring detection. The additional circuitry comprises a voltage divider coupled between tip and ring and a transistor having its control input (e.g., gate or base) coupled to the common node of the voltage divider, one of its current flow terminals (e.g., collector, emitter, drain, or source) coupled to the analog input of the analog-to-digital converter, and the other current flow terminal coupled to ground. The A/D converter is also coupled to tip and ring, respectively, through a pair of capacitors for detecting the AC voltage on the line for purposes of caller ID and/or ring detection.

The resistors of the voltage divider are proportioned such that the common node voltage of the divider is above the

threshold voltage of the transistor, thus turning it on, when the voltage across tip and ring is at the on-hook voltage of approximately 48 volts, and is below the transistor threshold voltage, thus turning it off, when the voltage across tip and ring is at the off-hook voltage of approximately 20 volts.

Accordingly, when the transistor is on, the A/D converter input is driven to ground. When it is off, the A/D converter input goes to its self biased voltage. Accordingly, the digital output of the A/D converter is an indication of the voltage on the line and thus whether it is on-hook or off-hook. The output of the A/D converter can be coupled to a digital signal processor that disables the device from going off-hook if the A/D converter detects that the loop is off-hook.

In an alternative embodiment, the voltage across one resistor of a resistor voltage divider that is coupled between tip and ring is provided to the analog input of the low power analog-to-digital converter through the current flow terminals of one or more transistors so that the A/D converter receives a scaled version of the actual tip to ring voltage rather than simply a two state on-hook/off-hook signal. The DSP may use the specific loop voltage information provided in this embodiment to determine additional information about the loop.



**Brief Description of the Drawings**

Figure 1 is a circuit diagram of a telecommunication line status detection circuit of the prior art.

Figure 2 is a circuit diagram showing a telecommunication line status detection circuit in accordance with the first embodiment of the present invention.

Figure 3 is a circuit diagram showing a telecommunication line status detection circuit in accordance with a second embodiment of the present invention.

Figure 4 is a circuit diagram of one particular data access arrangement into which the present invention has been incorporated.

**Detailed Description of the Invention**

The present invention is a low-cost, simple, circuit for detecting line voltage across tip and ring of a telecommunication subscriber loop that primarily utilizes circuitry that is commonly already incorporated in a data access arrangement (DAA) of telecommunication equipment. The circuit can be used to detect whether the line is in an off-hook condition and particularly can be used for disabling equipment from going off-hook if the line already is in use (i.e., off-hook) by another piece of telecommunication equipment. A preferred embodiment of the invention is particularly adapted for use in telecommunication equipment incorporating the CSP 1035 Silicon DAA manufactured by Lucent

Technologies, Inc. of Murray Hill, New Jersey, the assignee of the present application. However, it will be obvious to those of skill in the telecommunication equipment field that the invention can be utilized with other DAA designs.

5 A DAA commonly includes circuitry for performing various functions including ring detection, DC loop hold, hook control and pulse, parallel phone sense and data/voice relay. Some or all of these functions may be performed by a programmed DSP. Some DAAs includes a low power analog-to-digital converter coupled to receive a differential signal from the tip and ring line pair so that a DSP can perform functions in connection with caller ID and ring detection.

10 The circuitry of the present invention is shown in Figure 2 and appears within dashed box 30 in Figure 2. Figure 2 also illustrates some of the circuitry that already commonly exists in a DAA and particularly the circuitry that is relevant to the operation of the inventive circuit 30. The detection circuit 30 comprises resistors R1 and R2, diode D1 and transistor Q1. In particular, resistors R1 and R2 comprise a resistor voltage divider coupled between tip' and ring'. Note also that ring' is coupled to analog ground. The common node N1 between resistors R1 and R2 is coupled to the control terminal (the gate, in the case of a MOSFET) of transistor Q1. Node N1 also is coupled to a control signal line 40 through

20

25 diode D1.

04

15

20

25

caller ID and ring detection functions as known in the prior art.

Tip and ring are also coupled to a full wave rectifier BR1 to produce tip' and ring' signals. The full wave  
5 rectifier is employed simply to assure that tip' is always positive compared to ring'. Specifically, it is possible that the polarity of tip and ring can be reversed. Rectifier BR1 assures that tip' is always more positive than ring'.

When the control signal is at logic low, node N1 is  
10 essentially coupled to ground thus keeping transistor Q1 turned off. With transistor Q1 turned off, detection circuit 30 has no affect on the analog input of A/D converter 36. Accordingly, the AC signals from tip and ring are received by the A/D converter 36 without interference, which signals can  
15 be used for caller ID, ring detection and similar functions.

When the signal line goes high, diode D1 is essentially open circuited and the resistor divider formed by R1 and R2 will selectively turn transistor Q1 on or off. In particular, resistors R1 and R2 are ratioed relative to each other so that  
20 the voltage at node N1 is greater than the threshold voltage of Q1 when the voltage between tip' and ring' is at the on-hook voltage of the line and will be below the threshold voltage of transistor Q1 when the voltage between tip' and ring' is at the off-hook voltage level.

25 As previously mentioned, the standard on-hook DC voltage across tip and ring for a subscriber loop in the United States

is approximately 48 volts, while standard off-hook DC voltage across tip and ring is approximately 20 volts. Accordingly, resistors R1 and R2 can have a ratio relative to each other so that the common node voltage will be the threshold voltage of transistor Q1 when the voltage between tip and ring is anywhere between just above 20 volts and just below 48 volts.

The inputs of the A/D converter are both biased to the common mode voltage. Accordingly, when transistor Q1 is turned off, the DC voltage across the differential inputs of A/D converter 36 is approximately 0 volts. However, when transistor Q1 is turned on, the - input terminal of the A/D converter is driven to ground through the current flow terminal of transistor Q1 while the + input terminal remains at common mode voltage. Accordingly, when transistor Q1 is turned on, A/D converter 36 detects one half full scale voltage.

Accordingly, in operation, when the control signal 40 goes high, thus open circuiting diode D1, the A/D converter will detect 0 volts across its differential inputs if the line is off-hook (and thus transistor Q1 is turned off). However, if the line is on-hook, transistor Q1 is turned on so that A/D converter 36 will detect one half full scale voltage across its differential inputs.

The output of the A/D converter 36 is coupled to the digital signal processor 25. The digital signal processor 25 is programmed to prevent the equipment from going off-hook if

it receives approximately 0 volts at this instant and to allow the equipment to go off-hook if it receives one half full scale voltage at this instant.

Accordingly, the inventive circuit provides a non-  
5 disruptive line condition detection function with a minimum of additional circuitry. In the embodiment shown in Figure 2, for instance, the circuit adds only two resistors, a diode and a transistor to the DAA.

Figure 3 illustrates an alternative embodiment 50 of the  
10 present invention in which the A/D converter detects a scaled version of the actual voltage across tip and ring rather than merely a two state (on-hook/off-hook) signal. The alternative circuit is shown in box 50. It comprises resistors R3 and R4, diode D2 and transistors Q2 and Q3. Resistors R3 and R4 form  
15 a resistor divider network coupled between tip' and ground, just as in the Figure 2 embodiment, except that diode D2 is coupled between the bottom of resistor R4 and ground. Diode D2 assures that the source terminals of transistors Q2 and Q3 are referenced to ground. In essence, diode D2 acts as a  
20 regulator, keeping the voltage at the source terminal of transistor Q3 at or above 0.7 volts (the bias voltage of the diode).

Transistor Q2 has its current flow terminals coupled  
between the common node N2 between resistors R3 and R4 and one  
25 of the differential inputs of the A/D converter 36.

Transistor Q3 has one of its current flow terminals coupled

between resistor R4 and diode D2 and its other current flow terminal coupled to the other differential input of the A/D converter. The control terminals (gates) of both transistors Q2 and Q3 are coupled to the aforementioned control signal 40.

5 In operation, transistors Q2 and Q3 are turned off until the control signal 40 goes high just before the device attempts to go off-hook. With transistors Q2 and Q3 turned off, circuit 50 will have no effect on the operation of A/D converter 36. However, when the control signal 40 goes high, transistors Q2 and Q3 will be turned on. Accordingly, A/D converter 36 will detect the voltage across resistor R4 at its two differential input terminals. Since resistors R3 and R4 (and diode D2) form a voltage divider across tip' and ring', this voltage is simply a scaled version of the voltage between tip' and ring'. Accordingly, the DSP which receives the output of the A/D converter will receive a scaled version of the DC line voltage and can react accordingly. Thus, with the addition of one extra transistor over the embodiment of Figure 2, the embodiment of Figure 3 provides the actual tip to ring DC voltage to the DSP. The DSP can use this more specific information about the DC condition of the loop as needed.

Figure 4 is a partial block, partial schematic diagram of an exemplary DAA 100 incorporating the present invention. The circuitry of the second embodiment of the present invention is shown in dashed box 50. The aforementioned DSP and low power A/D converter are shown at 25 and BR1, respectively. The DAA

100 further includes a digital bit output controller 107 which is the source of the aforementioned control signal 40 as well as other control signals in the DAA. The DAA further includes a full power receive A/D converter 101 and transmit D/A  
5 converter, both of which couple to the tip and ring line pair through circuitry 105 for conditioning signals. Circuitry 105 performs various function, including hook switch line modulation, shunt regulation A/D and D/A interfacing. The DSP 25 receives the digital output data from the A/D converter 36 through a digital transmitter, shown as part of circuit 109, and a high voltage interface circuit 111.

Since the DC line voltage is encoded by the low power A/D converter 36, the high voltage interface circuit may be a less expensive and complex electrical high voltage interface circuit and need not be optical. In essence, the A/D  
15 converter modulates the DC voltage signal. Thus, there is no slow moving voltage that must go through the high voltage interface that would preclude the use of an electrical, as opposed to an optical, high voltage interface.

20 The DSP also sends digital information to various circuits through the high voltage interface circuit 111 and a digital data receiver portion of circuit 109. For instance, the DSP 25 communicates with the digital output bit controller 107 through circuits 111 and 109 and thus can control signal  
25 40 as needed. The DSP 25 includes algorithms for performing various functions, including line status detection in



Having thus described a few particular embodiments of the invention, various alterations, modifications, and improvements will readily occur to those skilled in the art. Such alterations, modifications and improvements as are made obvious by this disclosure are intended to be part of this description though not expressly stated herein, and are intended to be within the spirit and scope of the invention. Accordingly, the foregoing description is by way of example only, and not limiting. The invention is limited only as defined in the following claims and equivalents thereto.

CLAIMS

I claim:

1. A circuit for detecting whether a telecommunication line is off-hook, said telecommunication line comprising tip and ring signal lines, said circuit comprising:

a voltage divider for coupling between said tip and ring lines and having a node at which is presented a scaled version of a voltage across said voltage divider;

a transistor having a control terminal coupled to said node and first and second current flow terminals coupled between a voltage source and an output terminal;

whereby said output terminal bears a value that is indicative of the voltage across said tip and ring lines and thus whether said telecommunication line is off-hook.

2. The circuit of claim 1 wherein:

said voltage divider comprises a first resistor having a first terminal for coupling to said tip line and a second terminal coupled to said node and a second resistor having a first terminal for coupling to said ring line and a second terminal coupled to said node;

3. The circuit of claim 2 further comprising:

an analog to digital converter having an analog input and a digital output, said analog input coupled to said output

4. The circuit of claim 3 wherein said voltage of said voltage source is ground.

5            5.    The circuit of claim 3 further comprising:

a processor coupled to said digital output of said analog to digital converter, said processor adapted to determine whether said telecommunication line is off-hook based on a signal on said digital output of said analog to digital converter.

6. The circuit of claim 3 wherein said analog to digital converter is a differential converter comprising first and second analog input terminals, said first analog input terminal coupled to said tip line and said second analog input terminal coupled to ring.

7. The circuit of claim 6 further comprising a first capacitor coupled between said tip line and said first analog input terminal of said analog-to-digital converter and a second capacitor coupled between said ring line and said second analog input terminal of said analog to digital converter.

8. The circuit of claim 7 further comprising:

a diode having an anode coupled to said node and a cathode coupled to a control signal, said control signal having a first state which turns said diode on and drives said node to a voltage that turns said transistor off and a second state that turns said diode off whereby said node is driven to a voltage dictated by said voltage across said tip and ring lines.

9. A telecommunication apparatus for coupling to a telecommunication link, said telecommunication link comprising tip and ring lines at a first voltage when said link is on-hook and at a second voltage when said link is off-hook, said apparatus comprising:

a processor;

a first circuit for taking said apparatus off-hook so that said apparatus may receive or transmit information via said telecommunication link;

an analog-to-digital converter having an input terminal coupled to receive signals from said telecommunication link and having an output terminal coupled to said processor; and

a detection circuit for detecting whether said telecommunication link is off-hook, said detection circuit comprising:

a voltage divider for coupling between tip and ring and having a node at which is presented a scaled version of a voltage across said voltage divider; and

5 a transistor having a control terminal coupled to said node so as to be turned on or off responsive to a voltage across tip and ring, and first and second current flow terminals coupled between a voltage source and said analog-to-digital converter whereby, when said transistor is turned on, said analog-to-digital converter receives a first voltage and, 10 when said transistor is turned off, said analog-to-digital converter receives a second voltage; and

wherein said processor is adapted to disable said first circuit responsive to said analog-to-digital converter receiving said second voltage and enable said first circuit 15 responsive to said analog-to-digital converter receiving said first voltage.

10. The apparatus of claim 9 wherein:

20 said voltage divider comprises a first resistor having a first terminal for coupling to tip and a second terminal coupled to said node and a second resistor having a first terminal for coupling to ring and a second terminal coupled to said node.

11. The apparatus of claim 10 wherein said analog-to-digital converter is a differential converter comprising first

and second analog input terminals, said first analog input terminal coupled to tip and said second analog input terminal coupled to ring.

12. The circuit of claim 11 further comprising a first  
5 capacitor coupled between said tip line and said first analog input terminal of said analog to digital converter and a second capacitor coupled between said ring line and said second analog input terminal of said analog to digital converter.

13. The apparatus of claim 12 further comprising:

10 a diode having an anode coupled to said node and a cathode coupled to a control signal, said control signal having a first state which turns said diode on and drives said node to a voltage that turns said transistor off and a second  
15 state that turns said diode off whereby said node is driven to a voltage dictated by said voltage across said tip and ring lines.

14. The apparatus of claim 13 wherein said control  
20 signal is normally in said first state and is switched to said second state just before said first circuit is to take said apparatus off-hook.

15. The apparatus of claim 14 wherein said signal is normally set to said first state and is momentarily set to said second state before said first circuit attempts to take said apparatus off-hook.

5 16. The apparatus of claim 15 further comprising:  
a full wave rectifier circuit coupled between said detection circuit and said tip and ring lines.

17. The apparatus of claim 15 wherein said first and second inputs of said analog-to-digital converter are biased to common mode voltage.

18. The apparatus of claim 17 wherein said fixed voltage is analog ground.

19. A circuit for detecting whether a telecommunication line is off-hook, said telecommunication line comprising tip and ring signal lines, said circuit comprising:

a voltage divider for coupling between said tip and ring lines and having first and second nodes across which appears a scaled version of a voltage across said tip and ring lines;

a differential analog-to-digital converter having first and second analog input terminals and a digital output terminal;

a signal line for selectively enabling said circuit when said signal is in a first state and disabling said circuit when said signal is in a second state;

5 a first transistor having a control terminal coupled to said signal line and first and second current flow terminals coupled between said first node and said first input terminal of said analog-to-digital converter;

10 a second transistor having a control terminal coupled to said signal line and first and second current flow terminals coupled between said second node and said second input terminal of said analog-to-digital converter;

15 whereby, when said signal line is in said first state, said analog-to-digital converter receives a scaled version of the voltage across said tip and ring lines and, when said signal line is in said second state, said analog-to-digital converter receives no signal from said voltage divider.

20. The circuit of claim 19 wherein:

20 said voltage divider comprises a first resistor having a first terminal coupled to said tip line and a second terminal coupled to said first node and a second resistor having a first terminal coupled to said first node ring and a second terminal coupled to said second node.

21. The circuit of claim 20 further comprising a diode coupled between said second node and said ring line.



22. The circuit of claim 20 further comprising:

a processor coupled to said digital output of said analog-to-digital converter, said processor adapted to determine whether said telecommunication line is off-hook responsive to a signal on said digital output of said analog-to-digital converter.

23. A telecommunication apparatus for coupling to a telecommunication link, said telecommunication link comprising tip and ring lines that are biased to a first voltage when said link is on-hook and a second voltage when said link is off-hook, said apparatus comprising:

a processor;

a first circuit for taking said apparatus off-hook so that said apparatus may receive or transmit information via said telecommunication link;

a voltage divider for coupling between said tip and ring lines and having first and second nodes across which appears a scaled version of a voltage across said tip and ring lines;

a differential analog-to-digital converter having first and second analog input terminals and a digital output terminal;

a signal line for selectively enabling said circuit when said signal is in a first state and disabling said circuit when said signal is in a second state;

a first transistor having a control terminal coupled to said signal line and first and second current flow terminals coupled between said first node and said first input terminal of said analog-to-digital converter;

5 a second transistor having a control terminal coupled to said signal line and first and second current flow terminals coupled between said second node and said second input terminal of said analog-to-digital converter;

002290" 23650450  
40 whereby, when said signal line is in said first state, said analog-to-digital converter receives a scaled version of the voltage across said tip and ring lines and, when said signal line is in said second state, said analog-to-digital converter receives no signal from said voltage divider; and

15 said processor is adapted to disable said first circuit responsive to said analog-to-digital converter receiving said second voltage and enable said first circuit responsive to said analog-to-digital converter receiving said first voltage.

24. The apparatus of claim 23 wherein:

20 said voltage divider comprises a first resistor having a first terminal coupled to said tip line and a second terminal coupled to said first node and a second resistor having a first terminal coupled to said first node ring and a second terminal coupled to said second node.

25. The circuit of claim 24 further comprising a diode coupled between said second node and said ring line.

26. The circuit of claim 24 further comprising:

a processor coupled to said digital output of said analog-to-digital converter, said processor adapted to determine whether said telecommunication line is off-hook responsive to a signal on said digital output of said analog-to-digital converter.

27. A method for detecting whether a telecommunication line is off-hook without affecting the line impedance, said telecommunication line comprising tip and ring signal lines, said method comprising the steps of:

- (1) modulating a DC voltage that appears across said tip and ring lines;
- (2) passing said modulated DC voltage through an electrical high voltage interface circuit; and
- (3) determining whether said telecommunication line is off-hook as a function of said modulated DC voltage.

28. The method of claim 27 wherein step (1) comprises converting said DC voltage appearing across said tip and ring lines from analog to digital.

29. The method of claim 28 further comprising the step of:

(4) scaling said analog DC voltage appearing across said tip and ring lines before step (1).

5 30. The method of claim 29 wherein said DC voltage appearing across said tip and ring lines is scaled by a voltage divider.

31. The method of claim 27 wherein step (3) comprises comparing said modulated DC voltage to a reference value.

10 32. The method of claim 31 wherein step (3) is performed by a digital signal processor.

33. The method of claim 29 further comprising the step of:

15 (5) selectively enabling said DC voltage appearing across said tip and ring lines to be modulated.

34. The method of claim 29 further comprising the steps of:

20 (6) converting said DC voltage to a two state signal indicative of said DC voltage before step (1).

# PATENT

27 Docket No. Fischer 33-45-25

35. The method of claim 34 wherein step (6) comprises controlling a transistor to turn on or off responsive to said DC voltage appearing across said tip and ring lines.

Table 1. Demographic characteristics of the study population	
<b>Demographic characteristics</b>	<b>Number (n)</b>
<b>Age (years)</b>	
< 18	10
18-24	10
25-34	10
35-44	10
45-54	10
55-64	10
65-74	10
75-84	10
85-94	10
≥ 95	10
<b>Gender</b>	
Male	10
Female	10
<b>Ethnicity</b>	
White	10
Black	10
Hispanic	10
Asian	10
Other	10
<b>Education level</b>	
Less than high school	10
High school graduate	10
Some college	10
College graduate	10
Postgraduate	10
<b>Marital status</b>	
Married	10
Single	10
Divorced	10
Widowed	10
<b>Income level</b>	
< \$10,000	10
\$10,000-\$19,999	10
\$20,000-\$29,999	10
\$30,000-\$39,999	10
\$40,000-\$49,999	10
\$50,000-\$59,999	10
\$60,000-\$69,999	10
\$70,000-\$79,999	10
\$80,000-\$89,999	10
\$90,000-\$99,999	10
≥ \$100,000	10
<b>Health insurance</b>	
Medicare	10
Medicaid	10
Private	10
Other	10
<b>Employment status</b>	
Employed	10
Unemployed	10
Retired	10
Other	10
<b>Comorbidities</b>	
Hypertension	10
Diabetes	10
Cholesterol	10
Heart disease	10
Stroke	10
Other	10
<b>Medication use</b>	
Antihypertensive	10
Antidiabetic	10
Anticholesterol	10
Antithrombotic	10
Other	10
<b>Study outcomes</b>	
Stroke	10
Heart failure	10
Myocardial infarction	10
Other	10

### Abstract of the Invention

The invention provides a low cost, simple, circuit for detecting the condition of a telephone line.

M:\TNaccarella\CLIENTS\LUCENT\23985\Patent Office\APPLICATIONv2.wpd

[illegible]




Fig. 1 (Prior Art)





Fig. 3

Fig. 2



002290 4 0550950

100



Socioeconomic characteristics	
Age (years)	45.2
Gender	
Male	50.0
Female	50.0
Marital status	
Married	50.0
Single	50.0
Divorced	50.0
Widowed	50.0
Education (years)	12.5
Income (USD/year)	10,000
Occupation	
Professional	50.0
Managerial	50.0
Technical	50.0
Service	50.0
Unemployed	50.0
Health status	
Good	50.0
Fair	50.0
Poor	50.0
Chronic diseases	
Hypertension	50.0
Diabetes	50.0
Heart disease	50.0
Stroke	50.0
Arthritis	50.0
Chronic pain	50.0
Depression	50.0
Alcohol use	
Never	50.0
Occasional	50.0
Frequent	50.0
Smoking status	
Never	50.0
Former	50.0
Current	50.0
Family size	3.5
Number of children	2.5
Age of youngest child	5.0
Age of oldest child	15.0
Family structure	
Single-parent	50.0
Two-parent	50.0
Extended family	50.0
Community support	
High	50.0
Low	50.0
Access to services	
Healthcare	50.0
Education	50.0
Transportation	50.0
Food security	50.0
Housing stability	50.0
Financial stability	50.0
Overall well-being	50.0

## DECLARATION AND POWER OF ATTORNEY

My residence, post office address and citizenship are as stated below next to my name; and

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment, if any, specifically referred to in this oath or declaration.

I hereby claim foreign priority benefits under Title 35, United States Code, 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of any application on which priority is claimed:

I hereby claim the benefit under Title 35, United States Code, 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby appoint the following attorney(s) with full power of substitution and revocation, to prosecute said application, to make alterations and amendments therein, to

receive the patent, and to transact all business in the Patent and Trademark Office connected therewith:

Thomas J. Bean	(Reg. No. 44,528)
Lester H. Birnbaum	(Reg. No. 25,830)
Richard J. Botos	(Reg. No. 32,016)
Jeffery J. Brosemer	(Reg. No. 36,096)
Kenneth M. Brown	(Reg. No. 37,590)
Donald P. Dinella	(Reg. No. 39,961)
Guy Eriksen	(Reg. No. 41,736)
Martin I. Finston	(Reg. No. 31,613)
William S. Francos	(Reg. No. 38,456)
Barry H. Freedman	(Reg. No. 26,166)
Julio A. Garceran	(Reg. No. 37,138)
Jimmy Goo	(Reg. No. 36,528)
Anthony Grillo	(Reg. No. 36,535)
Stephen M. Gurey	(Reg. No. 27,336)
John M. Harman	(Reg. No. 38,173)
Matthew J. Hodulik	(Reg. No. 36,164)
Michael B. Johannesen	(Reg. No. 35,557)
Mark A. Kurisko	(Reg. No. 38,944)
Irene Lager	(Reg. No. 39,260)
John B. MacIntyre	(Reg. No. 41,170)
Christopher N. Malvone	(Reg. No. 34,866)
Scott W. McLellan	(Reg. No. 30,776)
Martin G. Meder	(Reg. No. 34,674)
John C. Moran	(Reg. No. 30,782)
Michael A. Morra	(Reg. No. 28,975)
Gregory J. Murgia	(Reg. No. 41,209)
Claude R. Narcisse	(Reg. No. 38,979)
Joseph J. Opalach	(Reg. No. 36,229)
Neil R. Ormos	(Reg. No. 35,309)
Eugen E. Pacher	(Reg. No. 29,964)
Jack R. Penrod	(Reg. No. 31,864)
Gregory C. Ranieri	(Reg. No. 29,695)
Scott J. Rittman	(Reg. No. 39,010)
Ferdinand M. Romano	(Reg. No. 32,752)
Eugene J. Rosenthal	(Reg. No. 36,658)
Bruce S. Schneider	(Reg. No. 27,949)
Ronald D. Slusky	(Reg. No. 26,585)
David L. Smith	(Reg. No. 30,592)
Ozer M.N. Teitelbaum	(Reg. No. 36,698)
John P. Veschi	(Reg. No. 39,058)
David Volejnicek	(Reg. No. 29,355)
Charles L. Warren	(Reg. No. 27,407)
Jeffrey M. Weinick	(Reg. No. 36,304)
Eli Weiss	(Reg. No. 17,765)

**PATENT**

**Docket No. Fischer 33-45-25**

I hereby appoint the attorneys on ATTACHMENT A as associate attorneys in the aforementioned application, with full power solely to prosecute said application, to make alterations and amendments therein, to receive the patent, and to transact all business in the Patent and Trademark Office connected with the prosecution of said application. No other powers are granted to such associate attorneys and such associate attorneys are denied any power or substitution or revocation.

**Full Name of First Joint Inventor:** **Jonathan H. Fischer**

Inventor's signature \_\_\_\_\_ Date \_\_\_\_\_

**Residence: 58 Damascus Road  
Blandon, PA 19510**

**Post Office: 58 Damascus Road  
Blandon, PA 19510**

**Citizenship: USA**

**Full Name of Second Joint Inventor:** **Donald R. Laturell**

Inventor's signature \_\_\_\_\_ Date \_\_\_\_\_

**Residence: 10 Highsaddle Lane  
Allentown, PA 18104**

**Post Office: 10 Highsaddle Lane  
Allentown, PA 18104**

**Citizenship: USA**

**Full Name of Third Joint Inventor:** **Lane A. Smith**

Inventor's signature \_\_\_\_\_ Date \_\_\_\_\_

**Residence: 905 Schuyler Drive  
Easton, PA 18040**

**Post Office: 905 Schuyler Drive  
Easton, PA 18040**

**Citizenship: USA**

ATTACHMENT A

John T. Synnestvedt	Reg. No. 18,117
Charles H. Lindrooth	Reg. No. 20,659
Irving Newman	Reg. No. 22,638
Alexis Barron	Reg. No. 22,702
Ronald G. Ort	Reg. No. 26,969
Peter J. Butch, III	Reg. No. 32,203
Joseph F. Posillico	Reg. No. 32,290
Mark D. Simpson	Reg. No. 32,942
Theodore Naccarella	Reg. No. 33,023
Patrick J. Kelly, Ph.D.	Reg. No. 34,638
Gary A. Hecht	Reg. No. 36,826
Stephen J. Driscoll	Reg. No. 37,564
Lisa B. Lane	Reg. No. 38,217
Joshua R. Slavitt	Reg. No. 40,816
John A. Chionchio	Reg. No. 40,954
Gregory S. Bernabeo	Reg. No. 44,032
Stephen J. Weed	Reg. No. 45,202

Telephone calls should be made to Synnestvedt & Lechner LLP at:

Telephone:	(215) 923-4466
Facsimile:	(215) 923-2189

All written communications are to be addressed to:

Theodore Naccarella  
Synnestvedt & Lechner LLP  
2600 Aramark Tower  
1101 Market Street  
Philadelphia, PA 19107-2950